A High Throughput Systolic Implementation of the Second Order Recursive Filter

نویسندگان

  • B. B. ZHOU
  • RICHARD P. BRENT
چکیده

There have been many 2D (two–dimensional) VLSI structures introduced in the literature for 1D (one–dimensional) recursive digital filters with high throughput. The technique applied for the implementations is mainly based on block–state–variable filter descriptions. This paper introduces a high throughput systolic implementation of direct form second order recursive filters. The systolic structure has the advantages of regularity and modularity over implementations of the block–state–variable form, as it is regular and an nth order recursive filter is simply formed by cascading second order recursive filters. Therefore it is more suitable for the VLSI implementation. We first introduce an L × M systolic ring structure for the linear convolution equation Zi = ∑M j=0 wjxi−j . We show that the most efficient 1D systolic array for solving linear convolution problems is just a special case of our systolic ring structure with L = 1. Next we modify the recursive convolution equation yi = ∑2 j=1 rjyi−j and construct a 2D structure for solving this problem; then we combine these two problems together to obtain our desired systolic architecture. After analyzing the modified algorithm, we see that, in some cases, the algorithm is sensitive to the effect of finite wordlenghth. We then derive a new algorithm which is insensitive to this source of error. The structure based on this new algorithm is similar to the old one, but its implementation takes more space. Finally we comment on the number of multiplications per output in our implementation and in the implementation of the block–state–variable form. Comments Only the Abstract is given here. The full paper appeared as [1].

برای دانلود رایگان متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Architectures rapides dynamiquement reconfigurables des filtres numériques récursifs 1-D et 2-D Fast dynamically reconfigurable architectures for 1-D and 2-D recursive digital filters

and key words In this paper, we consider the array processors implementation of the infinite impulse response (11R)1-D and 2-D digital filters that require recursive computations . We use the state space representation to obtain, in a straight forward manner, efficient implementation via dynamically switchable systolic arrays (cylindrical type) of 1 -D direct realisation . This direct descripti...

متن کامل

A Systolic Array for Recursive Least Squares Computations - Part II : Mapping directionally weighted RLS on an SVD updating array

In an earlier paper, a systolic algorithm/array was derived for recursive least squares (RLS) estimation, which achieves an O(n0) throughput rate with O(n2) parallelism. The resulting array is specifically tuned towards the RLS problem. Here, a different route is taken, by trying to implement the RLS problem on a systolic array, which is also useful for several other applications, such as, e.g....

متن کامل

Distributed Arithmetic Based Non Recursive Filter for High Throughput and Low Power Applications

The proposed work demonstrates a design of adaptive nonrecursive filter design based on distributed arithmetic technique. First, the efficient pipelined distributed arithmetic technique has been proposed here, it achieves low power and reduced switching activity than the conventional one. Second, to attain high throughput the parallel processing based distributed technique is designed. Analysis...

متن کامل

Systolic block Householder transformation for RLS algorithm with two-level pipelined implementation

The QR decomposition, recursive least squares (QRD RLS) algorithm is one of the most promising RLS algorithms, due to its robust numerical stability and suitability for VLSI implementation based on a systolic array architecture. Up to now, among many techniques to implement the QR decomposition, only the Givens rotation and modified GramSchmidt methods have been successfully applied to the deve...

متن کامل

Design and Implementation of Digital Demodulator for Frequency Modulated CW Radar (RESEARCH NOTE)

Radar Signal Processing has been an interesting area of research for realization of programmable digital signal processor using VLSI design techniques. Digital Signal Processing (DSP) algorithms have been an integral design methodology for implementation of high speed application specific real-time systems especially for high resolution radar. CORDIC algorithm, in recent times, is turned out to...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 1988